A 200 mV full-scale dual-slope analog to digital converter (DS-ADC) has a reference voltage of 100 mV. The first integration time is set as 100 ms. The DS-ADC is operated in the continuous conversion mode. The conversion time of the DS-ADC for an input voltage of 123.4 mV (in ms, rounded off to one decimal place) is ____
GATE 2020 IN Q.23: solution and answer
Answer and solution
ANSWER
The conversion time is .
Official answer: 223.3 to 223.5Source: Official answer key, GATE 2020 IN (IIT Delhi)
Phase 1 (run-up, fixed time). The integrator integrates the input for a fixed time . At the end of this phase its output has magnitude .
Phase 2 (run-down, variable time). The integrator input is switched to the reference, which has the opposite polarity, and the output ramps back to zero in a time . The two ramps cover the same voltage, so .
Charge balance of the dual-slope ADC. cancels, which gives
Decisive computation. .
Check against full scale. The longest run-down happens at the full-scale input: . Since , the input is within range.
Conversion time. In continuous conversion mode the next run-up starts as soon as the run-down ends, so one conversion takes the fixed run-up plus the variable run-down:
KEY IDEA
A dual-slope ADC integrates the input for a fixed time , then integrates the opposite-polarity reference until the integrator output returns to zero. Because both ramps cover the same voltage, , and drops out. In continuous mode, one conversion lasts the whole cycle , so the conversion time depends on the input voltage.
WATCH OUT FOR
Giving only the run-down time , or only the fixed run-up , as the conversion time. A conversion needs both phases, so the answer is . A second error is using the full-scale value (200 mV) in place of (100 mV) in , which gives and a wrong total of 161.7 ms. Another is taking the worst case, , when the question asks about one particular input.
From the GATE 2020 IN paper. Every question of this paper · Download the full paper · All 18 ADC & DAC questions, with notes
More ADC & DAC questions
- GATE 2018 IN Q.19 · MCQ · 1 markThe number of comparators required for implementing an 8-bit flash analog-to-digital converter is
- GATE 2026 IN Q.23 · MCQ · 1 markThe maximum signal to quantization noise ratio (SQNR) for a 16-bit analog-to-digital converter is…
- GATE 2026 IN Q.35 · NAT · 1 markThe minimum number of comparators required in a 6-bit flash analog-to-digital converter is.
- GATE 2025 EC Q.35 · NAT · 1 markA 4-bit weighted-resistor DAC with inputs b_3, b_2, b_1, and b_0 (MSB to LSB) is designed using an ideal…
