IAE Academy

GATE 2023 EC Q.62: solution and answer

GATE 2023 · ECQ.62 · 2 marks · NAT

A sample and hold circuit is implemented using a resistive switch and a capacitor with a time constant of 1 μs. The time for the sampling switch to stay closed to charge a capacitor adequately to a full scale voltage of 1 V with 12-bit accuracy is ________ μs (rounded off to two decimal places).

See the question in the paper

Answer and solution

ANSWER

The sampling switch must stay closed for .

Official answer: 8.30 to 8.34Source: Official answer key, GATE 2023 EC (IIT Kanpur)

  1. While the switch is closed, the capacitor charges through the switch resistance as a first-order RC circuit: , with and .

  2. The error still left after time is .

  3. 12-bit accuracy means this error must be no bigger than one LSB: .

  4. Set the condition: .

  5. Take the natural log of both sides:

  6. . The 1 V full-scale value cancels, so the answer depends only on and the number of bits : .

KEY IDEA

An RC sample-and-hold settles exponentially. The capacitor has settled to -bit accuracy once the leftover error has fallen to one LSB, . That gives , which does not depend on the full-scale voltage.

WATCH OUT FOR

Using a half-LSB error limit, , gives , which falls outside the key. The key here uses a one-LSB limit. Other slips: taking where the natural log is needed (), and setting equal to when it should be .

From the GATE 2023 EC paper. Every question of this paper · Download the full paper · All 18 ADC & DAC questions, with notes

More ADC & DAC questions