A computer has a memory hierarchy consisting of two-level cache (L1 and L2) and a main memory. If the processor needs to access data from memory, it first looks into L1 cache. If the data is not found in L1 cache, it goes to L2 cache. If it fails to get the data from L2 cache, it goes to main memory, where the data is definitely available. Hit rates and access times of various memory units are shown in the figure. The average memory access time in nanoseconds (ns) is ________. (rounded off to two decimal places)
Tap to open full sizeFigure description
A top-down flowchart: Processor → L1 cache (Hit rate = 95%, Access time = 10 ns) → L2 cache (Hit rate = 85%, Access time including L1 cache miss penalty = 20 ns) → Main Memory (Access time including L1 and L2 cache miss penalty = 200 ns). Each stage is a box connected by a downward arrow to the next, indicating the access path on a miss at the previous level.